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Abstract 
During last few decades, the Silicon-On-Insulator (SOI) technology has been identified as a 
possible solution for reducing constrains over transistor miniaturization and to maintain 
continuous progress in semiconductor chip design industry. The SOI CMOS has numerous 
advantages over conventional bulk CMOS technology but it is not fully immune of several 
short channel effects. One of the primary impacts of short channel effects in SOI MOSFET is 
the degradation of device threshold voltage with decreasing channel length. Such threshold 
voltage degradation factor with reducing channel length is normally known as threshold 
voltage roll-off which restricts further scaling of SOI devices. But such roll-off factor can be 
adjusted by fine tuning the other structural parameters and this fact has been established 
with theoretical modeling and subsequent simulation under this present work. Under present 
analysis, a two dimensional generalized analytical threshold voltage model has been 
presented for nanoscale SOI MOSFET. Threshold voltage performance has been simulated 
and analyzed for various structural parameters e.g.; channel length, channel doping 
concentration, gate oxide thickness etc. Finally, how much fine tuning is required for various 
structural parameters (channel doping concentration and gate oxide thickness) to 
compensate threshold voltage roll-off factor at various channel length, has been calculated. 
The simulation results have shown that the unavoidable threshold voltage roll-off effect 
associated with technology scaling can be minimized by fine-tuning other device parameters. 
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INTRODUCTION 
From the beginning the microelectronics 
industry has followed Moore’s law, 
doubling processing power every 18 
months and such performance 
improvement has been achieved by device 
scaling [1]. As scaling of planar CMOS 
has been facing significant challenges, 
several nonconventional geometry 
structures have been studied 
experimentally as well as theoretically [1, 
2]. Among the nonconventional structures, 
Silicon-On-Insulator (SOI) structure has 
received much attention of researchers 
around the globe because of its inherent 
functional advantages [3]. The SOI 
technology offers many advantages over 
conventional MOS technology such as 
higher speed, lower power dissipation, 
high radiation tolerance, lower parasitic 
capacitance and lower Short Channel 
Effects (SCEs) etc. The SOI technology is 
also manufacturing compatible with the 
existing bulk silicon CMOS technology 
[4]. Although SOI shows superior 
performance over its bulk counterpart, it is 
not fully immune to various SCEs [3, 4]. 
Among those SCEs related impact the 
reduction of threshold voltage with 
decreasing channel length, Threshold 
Voltage Roll-off (TVR), is considered to 
be the most serious and challenging 
problem with submicron or nanometer 
SOI technology [5]. To encounter this 
problem numerous theoretical and 
experimental researches have been carried 
out in recent past [6]. Such theoretically 
and experimentally proposed schemes 
include gate metal stack layers, dual and 
multiple material gates, metal interfacial 
layer with metal electrode etc. [6]. But till 
now, the ultimate goal of achieving 
threshold voltage control for ultra low 
dimensional SOI structures has not been 
partially archived [7].  
 
Under this present theoretical analysis the 
reduction of TVR factor has been 
suggested with fine tuning of other device 
parameters. Firstly, a generalized two 
dimensional analytical threshold voltage 
model based on the Poisson’s equation 
solution has been derived for a uniformly 
doped nanoscale SOI MOSFET. The 
effect of the junction induced two 
dimensional field effect is incorporated in 
the present analytical model. The 
threshold performance of the nanoscale 
SOI is investigated with structural 
parameter variations and simulated results 
are presented along with technical 
discussions. Finally, for different channel 
lengths, the tuning factors for various 
device parameters (channel doping 
concentration and gate oxide thickness) to 
eliminate TVR, are calculated and 
 
 
 
 
3 Page 1-7 © MAT Journals 2015. All Rights Reserved 
    
Journal of VLSI Design and Signal Processing 
Volume 1 Issue 2  
presented. 
 
Analytical SOI Model 
In a nanoscale SOI device, potential 
profiles in the channel will be two-
dimensional in nature [8]. A generalized 
layered structure of a SOI MOSFET is as 
shown in Figure 1. 
 
Fig. 1: Cross Sectional View of an SOI 
MOSFET. 
 
The 2-D Poisson’s equation in the two-
dimensional channel region of the 
depleted silicon film body (0≤x≤L, 
0≤y≤tsi) can be written as [9, 10] 
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Where, ξ(x, y) is the 2-D potential profile 
in the silicon channel, Na is the doping 
concentration of the p-type channel and 
the substrate and εSi is the permittivity of 
silicon. Considering a second order 
potential approximation, the 2D potential 
profile in the channel is written as [9]; 
Ξ(x, y) = P1 (x) + P2 (x) y + P3 (x) y2                                                                            
(2)  
Where P1, P2, P3 all are functions of x and 
solved for boundary conditions (at tSi=0 
and tSi=tSi) according to the continuity of 
electrostatic potential and Gauss’s law as 
[9]; 
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Where; ξsf (x) is the front surface potential, 
Vgs
'
 and Vss
'
 are the effective applied front 
and back channel voltages given as Vgs
'
 = 
Vgs −Vffb and Vss
'
 = Vss −Vbfb. The Vffb and 
Vbfb are the front and back channel flat 
band voltages, respectively. The Cf and 
CBL are taken as front and buried oxide 
layer capacitances per unit area. The εox 
and εSi are the dielectric constants of the 
front oxide and silicon respectively. Now 
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inserting equations 3 to 5 into the equation 
2, the expression for 2-D potential profile 
in the channel region will be formed. 
Finally solving equation 1 with equation 
2, considering source-channel and 
channel-drain boundary conditions 
( biVyx  )0,0(  
and DSbi VVyLx  )0,( ) the final 
expression of surface potential will be 
formed [6, 7].  
                                     (6) 
Where,  
 
 
 
Where, the Vbi is the build-in-potential of 
p-type silicon channel. Using the 
condition for minimum surface 
potential 0
)(

dx
xd sf
, the minimum 
surface potential point has been obtained 
as [9], 
                             (7) 
Using Xmin, the minimum front surface 
potential (ξsf, min) has been calculated as; 
                                                                (8) 
Finally the threshold voltage expression 
has been calculated from eqn. 8, by 
considering strong inversion condition; 
Vth=Vgs when ξsf, min=2Vbi.                                                                                                                        
      (9) 
 
SIMULATED RESULTS 
The various parameter values which are 
used for calculation and simulation 
purpose are given in Table 1. 
 
Table 1: Value of Various Parameters. 
Parameter Symbol Value 
Gate Oxide Thickness tf, 7 nm 
Channel Thickness tSi 50 nm 
Buried Layer Thickness tair 100 nm 
Channel Length L 100 nm 
Source/Drain Doping Conc. Nd 1*10
23/m2 
Channel Doping Conc. Na 1*1021/m2 
Intrinsic Carrier Conc. Ni 1*10
16/m2 
 
Any deviation in parameter value from 
their default value (as given in the Table 
above), has been mentioned in the figure 
caption of the corresponding figure. 
 
Fig. 2: TVR with Decreasing Channel 
Length (in nm) for Various Gate Oxide 
Thicknesses (t in nm). 
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Threshold voltage decreases with decrease 
in effective channel length due to 
enhanced short channel effects and is 
referred as the threshold voltage roll-off as 
shown in Figure 2. 
 
 
Fig. 3: Variation in Threshold Voltage 
with Variations in Gate Oxide Thickness 
for Na: 0.5,1 and 1.5 (×10
21
/m
2
). 
 
As shown in the Figure 3, the threshold 
voltage increases with an increase in gate 
oxide thickness the short- and long-
channel devices due to the reduced control 
of the front gate voltage over the channel 
[9, 10]. 
 
Fig. 4: Variation in Threshold Voltage 
with Variations in Channel Doping 
Concentration (In 10
21
/M
2
) for Gate Oxide 
Thickness; 5, 6 and 7 nm. 
 
Threshold voltage variation with channel 
doping concentration is plotted in Figure 
4. The threshold voltage increases with 
channel doping concentration because the 
channel becomes more p-type and thus 
higher gate voltage is required to create 
inversion [9, 10]. 
 
Table 2: Value of Various Parameters. 
Channel 
Length(L) 
TVR 
Factor (V) 
Changing 
Na(×10
21
/m
2
) 
TVR 
Compensated 
(V) 
Gate Oxide 
Thickness 
(nm) 
TVR 
Compensated 
(V) 
Total TVR 
Compensated (V) 
       
50 nm 0.4 1 →0.6 0.3 7→5 0.1 (0.3+0.1=) 0.4 
100 nm 0.12 1→0.8 0.09 7→6 0.04 (0.09+0.04=) 0.12 
150 nm 0.03 1→0.92 0.02 7→6.8 0.01 (0.02+0.01=) 0.03 
 
The TVR factor is calculated as the deviation of threshold voltage from its flat 
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bulk value due to reduced channel length. 
The TVR factors at various channel length 
and corresponding simultaneous Na and t f 
tuning factors to compensate TVR factors, 
are shown in the Table 2. 
 
CONCLUSION 
Under the present analysis, a two 
dimensional generalized threshold voltage 
model for nanoscale SOI MOSFETs has 
been developed and analytical expressions 
for threshold voltage has been derived. 
The short channel threshold performance 
of the device with different parameter 
variations has been studied. Effects of the 
variation of different parameters, such as 
channel length, gate oxide thickness and 
channel doping concentration, on the 
threshold voltage are simulated and results 
are analyzed to understand their 
comparative impact over TVR factor. 
Finally, the tuning factors for various 
parameters to compensate TVR factors for 
different channel lengths are calculated. 
Present analysis predicts that such idea of 
parameter tuning will be able to minimize 
threshold voltage roll off factor and thus 
will facilitate further downscaling of 
devices. 
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